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ABOVE 8GHZ STATIC T-FLIP-FLOP OPERATION USING FT=22.9GHZ GAAS MESFETS
J.Riish0j* and P. Danielsen*
ABSTRACT
Abstract: A static SCFL Toggle Flip-Flop GaAs IC having maximum operating frequency of
Fdiv=8.25GHz has been designed using a commercially available GaAs MESFET foundry service.
The average Ft for the present wafer is Ft=22.9GHz giving a very high Fdiv/Ft-ratio of
Fdiv/Ft=0.36. In addition output voltage transition times of Tt(20%-80%)=35ps are obtained by
implementation of a novel output driver design.
MOTIVATION
Recently there has been a dramatic progress in the development of ultrahigh-speed frequency
dividers, thus maximum frequencies of operation of above 20GHz have been reported. These high
performance devices are based on very advanced transistors, such as very short gate SAINT
MESFETs (1), HEMTs (2) or HBTs (3). There has hence been a rather intense publishing activity
regarding high divider speed obtained through new or refinement of existing processes. We do not
have access to such advanced transistors mentioned above but are restricted to use commercially
available foundry services. Therefore our approach has been to get maximum performance from the
given MESFET process through circuit design. In order to compare with elsewhere reported divider
performance we use the Fdiv/Ft-ratio as a figure of merit of, how well a process is utilized. In Table
1 is shown a list of reported performance of static MESFET frequency dividers covering different
authors (processes) over the past 14 years, and a grouping in the Fdiv/Frratio of 0.30<Fdiv/Ft <0.33
seems to be the case.
Fu LiiF v Year JLg Author
15GHz 4.5GHz 0.30 1977 1.00gm HP
15GHz 5.0GHz 0.33 1982 1.00um HP
23GHz 7.5GHz 0.33 1985 0.55gtm NTT
60GHz 17.9GHz 0.30 1986 0.20gm HRL
35GHz 1 1.OGHz 0.31 1986 0.50gm NTT
32GHz 10.2GHz 0.32 1988 0.40gm NTT
49GHz 16.0GHz 0.33 1989 0.50gm OKI
74.3GHz 26.8GHz 0.36 1989 0.15gm NTT
22.9GHz 8.25GHz 0.36 1991 0.50gm CBT
Table 1: Reported performance of static dividers based on GaAs MESFETs.
DEVICE CHARACTERISTICS
We have used Anadigics GaAs foundry service. They offer a 0.5gtm gate length MESFET process.
According to the PCM data for our wafer the MESFETs have a pinch-off voltage of Vp=-0.8V, an ac
transconductance of Gm=189mS/mm, a saturation current of Idss= 14OmA/mm and an average unity
current gain frequency of Ft=22.9GHz. Ft is calculated as Ft=Gm/2nCgs at Vds=2.5V and Vgs=OV.
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4-PHASE GENERATOR
Designers of e.g. high-speed multiplexers and demultiplexers may need 4 timing signals at half the
clock rate shifted 0,90,180 and 270 degrees, respectively, instead of just a single signal at half the
clock rate (4)(5). This lead to the divider configuration shown in Fig. 1, where we use a Master-Slave
D-Flip-Flop (MS D-FF) with the usual feed-back connections and take M,S and the corresponding
complementary signals as output signals thus generating the desired 4 timing signals.
Fig 1: 1/2 frequency divider configuration
SCFL 1/2 FREOUENCY DIVIDER
Both the master and the slave latch are realized using the well known SCFL two-level logic structure
shown in Fig.2. Gate width scaling factors are chosen in such a manner, that all FETs are kept in
good biasing conditions during the full logic swing, that is, switching FETs are operating near the
peaking in the unity current gain frequency Ft during switching, and the source follower input FETs
are operating near the peaking in the transconductance Gm.
+ 5V r-
Fig 2: SCFL latch configuration used for both master and slave.
NOVEL OUTPUIT DRIVER DESIGN
In order to achieve short rise and fall times at the output ports we have applied open drain outputs,
which is commonly seen for devices operating at or above 5Gbit/s (6)(7). In addition we suggest this
differential output stage to be driven by the differential push-pull buffer/amplifier shown in Fig.3.
By using this output stage we have achieved very short transition times.
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Fig 3: Differential push-pull output driver. Q and M represent input and output signals,
respectively.
MEASURED CIRCUIT PERFORMANCE
Circuit performance was measured using a Cascade Microtech probe station. The dual phase input
clock signals were generated using an HP microwave generator, a power splitter and a variable delay
line. Output signals were monitored on a HP 4 channel sampling oscilloscope and a spectrum
analyzer. A maximum toggle frequency of 8.25GHz was obtained at a power dissipation of 740mW
and an output voltage swing of 480mV. The corresponding response monitored by a spectrum
analyzer is shown in Fig.4 At toggle frequencies above 7.5 GHz the output signal duty cycle drifts
rapidly away from 50%, and the output voltage swing and input sensitivity are decreasing, Fig.5,
thus adding the requirement for filtering and amplification at clock frequencies above 7.5GHz for
most digital applicatons. However, at clock frequencies below 7.5GHz, e.g. at 5GHz as shown in
Fig.6, square-wave like outputs are generated having near 50% duty cycle, app. 800mV amplitude
(VOH=OV) and very short transition times, Table 2.
)p REF 0. 0 dBm
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Fig 4: MS-TFF output measured by spectrum analyzer when operating at the maximum input
frequency of 8.25GHz.
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Fig 5: Input sensitivity (dashed line) and output voltage swing (solid
clock frequency.
line) as function of input
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Fig 6: Measured Output signals M,S,NM,NS and corresponding input clock wave-forms when
operating on a 5GHz clock. Vertical: IV/div and Horizontal: 20ps/div.
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Table 2: Measured transition times at 5GHz clock frequency.
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CQNCLUSION
A 8.25GHz static 1/2 frequency divider IC has been designed using a commercially available 0.5gLm
gate length GaAs MESFET process with an average Ft across the wafer of Ft =22.9GHz. Thus a
high Fdiv/Ft-ratio of Fdiv/FtO-.36 is obtained, which we ascribe to the utilization of the peaking in Ft
and Gm. Also very short transition times of Tt(20%-80%)=35ps are obtained by applying a novel
output-driver design, where we use a differential push-pull buffer/amplifier to drive an open drain
differential output stage. Power dissipation is 740mW, and the output voltage swing is just above
800mV below toggle frequencies of 7.5GHz decreasing to 480mV at the maximum toggle frequency
of 8.25GHz.
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